HomeElectronicsOptical Wafer Defect Inspection at Nano Scale and Beyond

    Optical Wafer Defect Inspection at Nano Scale and Beyond

    Defect inspection scientists from Huazhong University of Science and Technology, Harbin Institute of Technology, and The Chinese University of Hong Kong make a thorough review of new perspectives and exciting trends on the foundation of former great reviews in the field of defect inspection methods. The review focuses on three specific areas: (1) the defect detectability evaluation, (2) the diverse optical inspection systems, and (3) the post-processing algorithms.

    The Nanoscale and Optical Metrology Research Center (NOMRC) led by Prof. Shiyuan Liu and Prof. Jinlong Zhu from Huazhong University of Science and Technology and their collaborators from Harbin Institute of Technology and The Chinese University of Hong Kong wrote the first systematic review to introduce the research background, discuss the latest progress and the trend of optical wafer defect inspection. This review has disclosed that cutting-edge techniques such as nanophotonics, optical vortices, computational imaging, quantitative phase imaging, and deep learning can make a profound impact on sub-10 nm defect inspection. The work may pave new avenues for the field of semiconductor wafer defect inspection.

    Prof. Jinlong Zhu and Prof. Shiyuan Liu say that “the ever-shrinking features and space on patterned wafers would dramatically strain the capabilities of all the current metrology and inspection solutions in balancing sensitivity, specificity, process speed, and capture rate.”

    Optical far-field wafer inspection remains one of the workhorses for defect inspection in the fab. In a conventional defect inspection tool, the defects are captured by comparing circuit pattern images of adjacent dies. The first author of the review article, Prof. Jinlong Zhu says that “the key to defect inspection is not resolution, but the signal-to-noise ratio (SNR) and contrast. The improvement of SNR and contrast highly depends on sophisticated instruments, advanced modeling architectures, and post-processing algorithms, all of which drove us to make a comprehensive review of wafer defect detection methods from the following three aspects: (1) the defect detectability evaluation, (2) the diverse optical inspection systems, and (3) the post-processing algorithms.”

    “It is of great importance to carry out defect detectability assessment for a specific type of inspection tools for advanced nodes,” co-first author Dr. Jiamin Liu explained. “In fact, the evaluation of defect detectability usually involves the formulation of quantitative rules for the SNR of the defect scattering signals, the development of simulation tools for defect scattering signals modeling, and the analysis of defect SNR. We found the defect SNR depends significantly on material and defect topology.”

    The conventional approaches in optical defect inspection, such as the amplitude-based one alongside its post-processing algorithms, have been thoroughly discussed. The novel inspection mechanisms including phase-, orbital angular momentum-, terahertz wave-, and hyperbolic Bloch modes-based ones, have been highlighted to remind readers of their potentials in opening up new directions in the field. Besides, X-ray ptychography, the only optical method that can directly image both surface and undersurface sub-20 nm defects for the entire wafer, has also been reviewed and prospected in detail in the article. X-ray ptychography has the potential to penetrate the field by providing revolutionary 3D resolution and sensitivity once the drawbacks include the synchrotron X-ray light source, a massive amount of data, and the low speed being conquered in the future.

    “Whether it is the simplest image difference operator or the complex image synthetic algorithm or even the deep learning algorithms, these post-processing algorithms play a critical role in optical defect inspection in terms of improving SNR and contrast of defects. Therefore, we provided a detailed discussion of post-processing algorithms involved in patterned wafer defect inspection with a specific focus on the advantages and disadvantages of deep learning algorithms.

    Prof. Jinlong Zhu says that they “do believe that optical defect inspection on patterned wafers will remain a challenging but interesting topic that urgently needs to be addressed.

    ELE Times Research Desk
    ELE Times Research Deskhttps://www.eletimes.ai
    ELE Times provides extensive global coverage of Electronics, Technology and the Market. In addition to providing in-depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build experience, drive traffic, communicate your contributions to the right audience, generate leads and market your products favourably.

    Related News

    Must Read

    Keysight launches next-gen Infiniium XR8 Oscilloscopes for faster analysis, clearer insights, and a compact design

     Keysight Technologies introduced its next-generation Infiniium XR8 Real-Time oscilloscopes,...

    R&S showcases its comprehensive embedded systems test solutions at embedded world 2026

    Rohde & Schwarz will present its advanced test and...

    Toxics Link study Finds a Long Road to Circularity in India’s E-waste EPR Model

    A new report by an environmental group, Toxics Link,...

    ESGDS’ AI platform slashes data processing time by 98% with MongoDB Atlas

    ESG Data & Solutions (ESGDS) is a fast-growing Indian...

    Keysight Unveils 3D Interconnect Designer for Chiplet and 3DIC Advanced Package Designs

     Keysight Technologies introduced 3D Interconnect Designer, a new addition to...

    Jodi Shelton, CEO of GSA – Launches A Bit Personal, a New Podcast Offering Rare, Candid Conversations with the Most Powerful Tech Leaders

    Jodi Shelton, Co-Founder and CEO of the Global Semiconductor Alliance and Shelton...

    Is SDV Really an Automotive or Just A Software-based machine That Moves?

    Speaking at the Auto EV Tech Vision Summit 2025,...

    ROHM’s New Compact, Highly Reliable Package Added to Automotive 40V/60V MOSFET Lineup

    ROHM has expanded its lineup of low-voltage (40V/60V) MOSFETs...

    The Rise of the AgentEngineer: How AI is Orchestrating the Future of Chip Design

    While traditional Electronic Design Automation tools have been faithfully...

    IIIT Hyderabad’s Smart Approach To Sand Mining Enforcement, Incorporating AI in Trucks

    ‘Truck art’ or the hand-painted ‘Horn Ok Please’, ‘Use...