HomeNewsIndia NewsImec develops junction-less, gate-all-round, nanowire FETs

    Imec develops junction-less, gate-all-round, nanowire FETs

    nano-electronics research center

    At the 2016 Symposia on VLSI Technology & Circuits, nano-electronics research center imec presented gate-all-around (GAA) n- and p-MOSFET devices made of vertically stacked horizontal silicon (Si) nanowires (NWs) with a diameter of only 8-nm. The devices, which were fabricated on bulk Si substrates using an industry-relevant replacement metal gate (RMG) process, have excellent short-channel characteristics (SS = 65 mV/dec, DIBL = 42 mV/V for LG = 24 nm) at performance levels comparable to finFET reference devices. 

    GAA devices architectures offer optimal electrostatic control, thereby enabling ultimate CMOS device scaling. In addition, horizontal NWs are a natural extension of RMG finFETs, in contrast to vertical NWs which require more disruptive technology changes. Furthermore, stacking of NWs maximizes the drive current per footprint. Imec successfully combined these three aspects, and, for the first time, demonstrated vertically stacked horizontal Si NWs at scaled dimensions: 8-nm-diameter wires, 45-nm lateral pitch, and 20-nm vertical separation.

    Compared to the conventional bulk FinFET flow, imec implemented two major differences in the process flow. First, shallow trench isolation (STI) densification at 750°C resulted to preserve sharp silicon-germanium (SiGe)/Si interfaces, which is essential for well-controlled Si NW release. Second, a low-complexity ground plane doping scheme was applied, suppressing the bottom parasitic channel.  

    “By demonstrating stacked nanowires with solid electrostatic control, at scaled dimensions, and using an industry-relevant RMG process on bulk silicon substrates, imec has achieved breakthrough results that can pave the way to realizing sub-10nm technology nodes,” stated Dan Mocuta, Director Logic Device and Integration at imec. “The upcoming research phase will focus on achieving even denser pitches and on leveraging this knowledge to develop gate-all-around lateral nanowire CMOS devices.”

    Imec’s research into advanced logic scaling is performed in cooperation with imec’s key partners in its core CMOS programs including GlobalFoundries, Intel, Micron, SK Hynix, Samsung, TSMC, Huawei, Qualcomm and Sony.

    ELE Times Bureau
    ELE Times Bureauhttps://www.eletimes.ai/
    ELE Times provides a comprehensive global coverage of Electronics, Technology and the Market. In addition to providing in depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build awareness, drive traffic, communicate your offerings to right audience, generate leads and sell your products better.

    LEAVE A REPLY

    Please enter your comment!
    Please enter your name here

    Related News

    Must Read

    STMicroelectronics’ new GaN ICs platform for motion control boosts appliance energy ratings

    STMicroelectronics unveiled new smart power components that let home...

    Keysight Hosts AI Thought Leadership Conclave in Bengaluru

     Keysight Technologies, Inc. announced the AI Thought Leadership Conclave, a...

    Government approves 17 projects worth Rs. 7,172 crore under ECMS

    The Ministry of Electronics and IT announced for the...

    BD Soft strengthens cybersecurity offerings for BFSI and Fintech businesses with advanced solutions

    BD Software Distribution Pvt. Ltd. has expanded its Managed...

    Advancing Quantum Computing R&D through Simulation

    Courtesy: Synopsys Even as we push forward into new frontiers...

    Overcoming BEOL Patterning Challenges at the 3-NM Node

    Courtesy: Lam Research ● Controlling critical process parameters is key...

    Driving Innovation with High-Performance but Low-Power Multi-Core MCUs

    Courtesy: Renesas Over the last decade, the number of connected...

    Evolving from IoT to edge AI system development

    Courtesy: Avnet The advancement of machine learning (ML) along with...

    From the grid to the gate: Powering the third energy revolution

    Courtesy: Taylor, Robert, Mannesson, Henrik, Texas Instruments A significant change...

    Rohde & Schwarz India Pvt. Ltd. unveils R&D Centre in New Delhi, India

    Rohde & Schwarz announced the expansion of its Research...