HomeElectronicsSemiconductors and ChipsGoogle Team Uses AI to Create Next-Gen Chips Faster than Humans

    Google Team Uses AI to Create Next-Gen Chips Faster than Humans

    As the world faces acute semiconductor or chip shortage, a team of Google researchers is working on designing next-generation artificial-intelligence (AI) chips and has created an AI model that allows chip design to be performed by artificial agents with more experience than any human designer.

    The new AI method utilises past experience to become better and faster at solving new instances of the problem.

    “Our method was used to design the next generation of Google’s artificial intelligence (AI) accelerators, and has the potential to save thousands of hours of human effort for each new generation,” the team wrote in a paper that appeared in the scientific journal Nature.

    “Finally, we believe that more powerful AI-designed hardware will fuel advances in AI, creating a symbiotic relationship between the two fields”, they noted.

    In about six hours, the model could generate a design that optimises the placement of different components on the chip.

    To achieve this, the Google team used a dataset of 10,000 chip layouts for a machine-learning model, which was then trained with reinforcement learning.

    “Our RL (reinforcement learning) agent generates chip layouts in just a few hours, whereas human experts can take months,” Anna Goldie, a research scientist at Google Brain, who took part in the research, said in a tweet.

    “These superhuman AI-generated layouts were used in Google’s latest AI accelerator (TPU-v5)!” She added.

    Google has used the model to design its next generation of tensor processing units (TPUs), which run in the company’s data centres to enhance the performance of various AI applications.

    Chip floor-planning is the engineering task of designing the physical layout of a computer chip.

    Despite five decades of research, chip floor planning has defied automation, requiring months of intense effort by physical design engineers to produce manufacturable layouts.

    “In under six hours, our method automatically generates chip floor plans that are superior or comparable to those produced by humans in all key metrics, including power consumption, performance and chip area,” according to the Google AI team.

    ELE Times Research Desk
    ELE Times Research Deskhttps://www.eletimes.ai
    ELE Times provides extensive global coverage of Electronics, Technology and the Market. In addition to providing in-depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build experience, drive traffic, communicate your contributions to the right audience, generate leads and market your products favourably.

    Related News

    Must Read

    Qualitas Semiconductor Picks Anritsu’s Vector Network Analyzer for High-Speed Interconnect Signal Integrity Verification

    Qualitas Semiconductor Co., Ltd., a leading developer specialising in...

    The Tomorrow for AI and India’s edge advantage

    Courtesy: Qualcomm Artificial intelligence is entering its next chapter, one...

    Posifa Technologies Introduces PVC4001-C MEMS Pirani Vacuum Transducer for Wide-Range Vacuum Measurement

    Posifa Technologies has introduced its new PVC4001-C MEMS Pirani vacuum...

    STMicroelectronics to support AI infrastructure demand with high-volume production of its industry-leading silicon photonics platform

    STMicroelectronics is now entering high-volume production for its state-of-the-art...

    Impact of AI on Computing and the Criticality of Testing

    Courtesy: Teradyne Artificial intelligence (AI) is transforming industries, enhancing our...

    Disruptions from Wide Bandgap Continue Turbulence

    Courtesy: Avnet When we experience major shifts in the technology...

    Securing Humanoid Robotics with TPM-Anchored FPGAs

    Courtesy: Lattice Semiconductor The humanoid robotics market is rapidly transitioning...

    Keysight Expands Digital‑Layer Error Performance Validation for High‑Speed 1.6T Interconnects in AI Data Centres

    Keysight Technologies, Inc. introduced the Functional Interconnect Test Solutions (FITS) portfolio...

    CEA-Leti and NcodiN Collaborate on 300 mm Silicon Photonics for Bandwidth-Consuming AI Interconnects

    CEA-Leti and NcodiN, a French deep-tech startup pioneering nanolaser-enabled...