HomeNewsIndia NewsAnritsu Extended 116-Gbit/s PAM4 Error Detector Functions Take World Lead in Evaluations...

    Anritsu Extended 116-Gbit/s PAM4 Error Detector Functions Take World Lead in Evaluations for 400-GbE and 800-GbE Transmissions

    With the release of the FEC symbol capture function and Bathtub test capability for Anritsu’s 116-Gbit/s PAM4 Error Detector (ED) MU196040B installed in its flagship Signal Quality Analyzer-R MP1900A series, Anritsu (President Hirokazu Hamada) is pleased to announce strengthened support for development of devices for 400-GbE*1 and 800-GbE*2 transmissions. These functions are supported by downloading and installing the latest control software from the MP1900A website – https://www.anritsu.com/test-measurement/products/mp1900a.

    [Background]

    The spread of commercial next-generation 5G mobile communications services enables faster sending and receiving of large video and data files. To support larger and faster transmissions, data centers, which are key infrastructure in 5G mobile networks, are also investigating speed upgrades from the current 100 GbE*3 to 400 GbE and future 800 GbE/1.6 TbE standards.

    PAM4*4 used in 400 GbE is easily affected by noise and transmission path losses, making it difficult to achieve the previous level of error-free transmissions and requiring use of FEC (Forward Error Correction*5) to correct generated errors and maintain transmission quality.

    Consequently, there is increasing need for quantitative measurement of jitter-related signal quality, such as jitter tolerance*6 measurement for evaluating the performance of high-speed devices and transceivers for 400-GbE. 

    [Outline of Developed Product]

    To meet this need and support 400G network evolution, Anritsu has added two new features to its MP1900A: the FEC symbol capture function to evaluate FEC-based network elements, and the PAM4 Bathtub*7 test capability.

    In today’s high-speed networks, some low-probability errors are expected in data traffic and these errors are corrected using FEC. The new MP1900A ED functions analyze the types of errors to evaluate whether or not the errors can be corrected by FEC and starts capturing data streams only when the burst errors exceed the FEC uncorrectable threshold. From the captured data, a user can determine and troubleshoot what kind of data steam caused the uncorrectable burst errors.

    Since the impact of jitter becomes severe as the data-stream baud rate is increased to achieve a higher traffic capacity, Anritsu has added the PAM4 Bathtub test capability to evaluate and quantify the jitter phase margin.

    The modular MP1900A running embedded Windows 10 has good expandability. As well as supporting 400-GbE and 800-GbE PAM4, it is a market-leading bit error rate tester (BERT) for various high-speed interfaces, including PCI Express Gen5 and USB4, using a full line of modules and application software. In addition to more accurate BER measurements, the MP1900A helps shorten development times for high-speed devices and transceivers.

    For more information, visit www.anritsu.com

    ELE Times Bureau
    ELE Times Bureauhttps://www.eletimes.ai/
    ELE Times provides a comprehensive global coverage of Electronics, Technology and the Market. In addition to providing in depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build awareness, drive traffic, communicate your offerings to right audience, generate leads and sell your products better.

    LEAVE A REPLY

    Please enter your comment!
    Please enter your name here

    Related News

    Must Read

    TI’s new power-management solutions enable scalable AI infrastructures

    Texas Instruments (TI) debuted new design resources and power-management...

    ESA awards Rohde & Schwarz for contributions to 30 years European Satellite Navigation

    The event brought together institutional and industrial partners, ESA...

    STMicroelectronics joins FiRa board, strengthening commitment to UWB ecosystem and automotive Digital Key adoption

    STMicroelectronics, a global semiconductor leader serving customers across the...

    STARLight Project chosen as the European consortium to lead in next-gen silicon photonics on 300 mm wafers

    The STARLight project is bringing together a consortium of leading...

    KYOCERA AVX RELEASES NEW KGP SERIES STACKED CAPACITORS

    KYOCERA AVX released the new KGP Series commercial-grade stacked...

    Microchip Unveils First 3 nm PCIe Gen 6 Switch to Power Modern AI Infrastructure

    Switchtec Gen 6 PCIe Fanout Switches deliver extra bandwidth,...

    Nuvoton Launches Arbel NPCM8mnx System-in-Package (SiP) for AI Servers and Datacenter Infrastructure

    Breakthrough BMC Innovation Powers Secure, Scalable, and Open Compute...

    NEPCON ASIA 2025: Showcasing the Future of Smart Electronics Manufacturing

    NEPCON ASIA 2025, taking place from October 28 to...

    Renesas Expands Sensing Portfolio with 3 Magnet-Free IPS ICs & Web-Based Design Tool

    New Simulation & Optimization Platform Enables Custom Coil Designs...

    IEEE IEDM, 2025 Showcases Latest Technologies in Microelectronics, Themed “100 Years of FETs”

    The IEEE International Electron Devices Meeting (IEDM) is considered...