HomeLatest ProductsNew OptiMOS power MOSFET package enables innovative Source-Down technology for PQFN 3.3...

    New OptiMOS power MOSFET package enables innovative Source-Down technology for PQFN 3.3 x 3.3 mm2 in 25 V to 100 V variants

    High power density, optimized performance, and ease of use are key requirements when designing modern power systems. To offer practical solutions for design challenges in end applications, Infineon Technologies AG launches the new generation of OptiMOS Source-Down (SD) power MOSFETs. They come in a PQFN 3.3 x 3.3 mm2 package and a wide voltage class ranging from 25 V up to 100 V. This package sets a new standard in power MOSFET performance, offering higher efficiency, higher power density, superior thermal management and low bill-of-material (BOM). The PQFN addresses applications including motor drives, SMPS for server and telecom and OR-ing, as well as battery management systems.

    Compared to the standard Drain-Down concept, the latest Source-Down package technology enables a larger silicon die in the same package outline. In addition, the losses contributed by the package, limiting the overall performance of the device, can be reduced. This enables a reduction in RDS(on) by up to 30 percent compared to the state of the art Drain-Down package. The benefit at the system level is a shrink in the form factor with the possibility to move from a SuperSO8 5 x 6 mm2 footprint to a PQFN 3.3 x 3.3 mm2 package with a space reduction of about 65 percent. This allows for the available space to be used more effectively, enhancing the power density and system efficiency in the end system.

    Additionally, in the Source-Down concept, the heat is dissipated directly into the PCB through a thermal pad instead of over the bond wire or the copper clip. This improves the thermal resistance RthJC by more than 20 percent, from 1.8 K/W down to 1.4 K/W, thus enabling simplified thermal management. Infineon offers two different footprint versions and layout options: the SD Standard-Gate and the SD Center-Gate. The Standard-Gate layout simplifies the drop-in replacement of Drain-Down packages, while the Center-Gate layout enables optimized and easier parallelization. These two options can bring optimal device arrangement in the PCB, optimized PCB parasitics, and ease of use.
    Availability
    OptiMOS™ Source-Down power MOSFETs are now available in PQFN 3.3 x 3.3 mm2 packaging, a wide range of voltage classes from 25 up to 100 V, and two different footprint versions.

    For more information, visit:https://www.infineon.com/

    ELE Times Research Desk
    ELE Times Research Deskhttps://www.eletimes.ai
    ELE Times provides extensive global coverage of Electronics, Technology and the Market. In addition to providing in-depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build experience, drive traffic, communicate your contributions to the right audience, generate leads and market your products favourably.

    Related News

    Must Read

    Optimized analog front-end design for edge AI

    Courtesy: Avnet Key Takeaways: 01.   AI models see data differently: what...

    Introducing Wi-Fi 8: The Next Boost for the Wireless AI Edge

    Courtesy: Broadcom Wi-Fi 8 has officially arrived—and it marks a...

    Vehicle to Grid (V2G) Charging in EVs: Understanding the Basics

    Much of the research around emerging technologies in Electric...

    Asia-Pacific Takes the Lead in AI Adoption Across Manufacturing

    Courtesy: Rockwell Automation Manufacturing around the world has undergone a...

    STMicroelectronics streamlines smart-home device integration with industry-first Matter NFC chip

    STMicroelectronics has unveiled a secure NFC chip designed to...

    Mitsubishi Electric India to Showcase Breakthrough Power Semiconductor Technologies at PCIM India 2025

    Mitsubishi Electric India, is set to introduce its flagship...

    ASMPT Wins New Orders for Nineteen Chip-to-Substrate TCB Tools to Serve AI Chip Market

    ASMPT announced it had won new orders for 19...

    Microchip Halves the Power Required to Measure How Much Power Portable Devices Consume

    Battery-operated devices and energy-restricted applications must track and monitor...