HomeTechnologyArtificial IntelligenceAnritsu publish 116-Gbit/s PAM4 Error Detector FEC Analysis Function for Signal Quality...

    Anritsu publish 116-Gbit/s PAM4 Error Detector FEC Analysis Function for Signal Quality Analyzer MP1900A-R

    Anritsu Corporation has published details on the MP1900A web site about its new FEC Analysis function of the 116-Gbit/s PAM4 Error Detector (ED) MU196040B option for the Signal Quality Analyzer-R MP1900A series.

    The MP1900A series is a high-quality bit error rate tester (BERT) for evaluating next-generation 400 and 800GbE*1 high-speed devices and transceivers. The newly announced FEC Analysis function is the first time for a BERT to support real-time measurement of Forward Error Correction (FEC) Symbol Errors*2; in addition to conventional bit error measurement, it also supports jitter tolerance*3 measurements for assessing error correction capability using FEC as required by transmissions using high-speed PAM4*4 signals. Sales of this new MU196040B option start in March 2021.

    Background

    Data centers supporting next-generation, high-speed, large-capacity 5G mobile communications are progressing with introduction of equipment meeting the 400GbE communications standard, while also starting investigation of 800GbE and 1.6 TbE standards to facilitate even faster speeds.

    The PAM4 transmission method used by 400GbE expresses digital data using four voltage levels per unit time to transmit twice as much data compared to the earlier conventional NRZ*5 method. However, due to the narrower differences between the four voltage levels, the greater susceptibility to noise and transmission path losses makes error-free transmission more difficult than using the conventional NRZ method. As a result, error correction using FEC is applied to assure transmission quality. Consequently, evaluation of devices and transceivers supporting PAM4 not only requires jitter tolerance and sensitivity evaluations based on conventional bit error and error-free measurements, but also requires measurement of error correction capability using FEC.

    Product Outline

    To meet the above-described need, Anritsu has added this new FEC Analysis function for detecting FEC Symbol Errors based on the 400GbE FEC standard to its PAM4 ED with world-beating input-sensitivity performance. Using this new function, changes in bit errors and FEC Symbol Errors with changes in input amplitude and jitter conditions can be monitored in real-time to quickly and reproducibly evaluate when Symbol Error counts exceed the correction ability of FEC. Moreover, since this new FEC Analysis function is compatible with conventional jitter tolerance automatic measurement software, one-button jitter tolerance measurement is supported based on whether or not error correction using FEC is possible.

    The Signal Quality Analyzer-R MP1900A series is the market-leading BERT for testing various high-speed interfaces, including 400GbE and future 800GbE, etc. Adding the high-sensitivity PAM4 ED MU196040B with expanded FEC Analysis functions supporting reliable bit error and FEC Symbol Error measurements will help cut development times for high-speed devices and transceivers.

    For more information, visit www.anritsu.com

    ELE Times Bureau
    ELE Times Bureauhttps://www.eletimes.ai/
    ELE Times provides a comprehensive global coverage of Electronics, Technology and the Market. In addition to providing in depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build awareness, drive traffic, communicate your offerings to right audience, generate leads and sell your products better.

    LEAVE A REPLY

    Please enter your comment!
    Please enter your name here

    Related News

    Must Read

    Top 10 Federated Learning Applications and Use Cases

    Nowadays, individuals own an increasing number of devices—such as...

    Top 10 Federated Learning Companies in India

    Federated learning is transforming AI’s potential in India by...

    Top 10 Federated Learning Algorithms

    Federated Learning (FL) has been termed a revolutionary manner...

    Hon’ble PM Shri. Narendra Modi to inaugurate fourth edition of SEMICON India 2025

    Bharat set to welcome delegates from 33 Countries,...

    Rohde & Schwarz extends the broadband amplifier range to 18 GHz

    The new BBA series features higher field strengths for...

    EDOM Strengthens NVIDIA Jetson Thor Distribution Across APAC

    Empowering a New Era of Physical AI and Robotics...

    Govt Sanctions 23 Chip Design Ventures Under DLI Scheme

    MeitY approved 23 chip design projects under its Design...

    Rare Earth Export Curbs Lifted by China: India’s Semiconductor and Electronics Sectors Poised to Benefit

    India’s electronics sector, one of the major achievements under...

    MeitY May Announce 2–3 Small Semiconductor Projects Soon

    The Ministry of Electronics and Information Technology (MeitY) has...