HomeNewsIndia NewsSiFive and Open-Silicon join hands to host Bangalore’s First RISC-V Tech Symposium

SiFive and Open-Silicon join hands to host Bangalore’s First RISC-V Tech Symposium

Two global giants of the semiconductor industry, SiFive and Open-Silicon hosted Bangalore’s first RISC-V Tech Symposium. The event was attended by industry leaders and dignitaries such as, Krishnakumar Ramamoorthi, Sr. Staff Product Marketing, Microsemi, Vivek Tyagi, Director, Western Digital, Chandan Haldar, CEO, Morphing Machines, Kunal Ghosh, Director & Co-Founder, VSD and Anagha Ghosh, Business Head & Co-Founder, VSD along with Dr. Krste Asanovic, Chairman of RISC-V Foundation and Co-Founder and Chief Architect of SiFive, Mr. Sunil Shenoy, VP of Hardware Engineering, SiFive, Bhupesh Dasila, Engineering Manager, Open-Silicon and Shafy Eltoukhy, SVP and General Manager, Open-Silicon.

RISC-V, an open instruction set architecture has stirred a revolution in the industry and is rapidly increasing its ecosystem. It is being preferred by leading system, chip design organizations, several start-ups and governments around the world. The tech symposium in Bangalore enabled industry experts, students and engineers to share their thoughts on the future of RISC-V, Indian semiconductor industry, startups, AI and Deep Learning among others. The esteemed speakers used the platform to discuss the nuances of standardization of RISC-V ISA for all computing devices. The speakers also provided impetus on AI as the next revolution in digital world, innovation for a data centric world, high bandwidth memory IP subsystem and RISC- V as a game changer for startups.

SiFive also announced first of its kind Design Contest in India. SiFive will collaborate with the best ideas and provide the winners’ access to custom CPU IP, design support, and help delivering working samples for the chip. The contest will run from 21st August till 30th November 2018.

“The semiconductor ecosystem has long been hindered by increasing costs, limited access to IP architectures and an inability to customize,” said Sunil Shenoy, VP of Hardware Engineering of SiFive. “RISC-V, as an open ISA and move to layered approach of SoC Design has the capacity to unleash a whole new era of hardware innovations because it democratizes access to all inventors, from major corporations, startups and research institutes to students and enthusiasts”, he added.

 

ELE Times Research Desk
ELE Times Research Deskhttps://www.eletimes.ai
ELE Times provides a comprehensive global coverage of Electronics, Technology and the Market. In addition to providing in depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build awareness, drive traffic, communicate your offerings to right audience, generate leads and sell your products better.

Related News

Must Read

DigiKey Launches AIoT Design Challenge 2026

DigiKey, the global distribution leader in electronic components and...

Vishay Intertechnology Releases 1.5 kV Automotive and Commercial IHDV Inductors

Devices Deliver Over 1 kΩ Impedance to Filter Noise...

India’s Hardware Shipments Surge 11.6% Amid Middle East Supply Chain Shifts

The global electronics manufacturing landscape is witnessing a massive...

India to Get its First Public Drone Park in Odisha

India's leading UAV manufacturing startup, BonV Aero, is set...

Keysight and Siemens Collaborate on AI-Driven Test Automation

Keysight Technologies, Inc. joins the Siemens Digital Industries Software...

Keysight Introduces RF Signal Analyzers

New analyzers help engineers capture more signal behavior with...

Murata Brings 3D EM and Thermal Simulation Models to Ansys

Murata Manufacturing Co., Ltd. announces a new collaboration with...

Microchip’s Nantes Facility Achieves QML Class Y Certification

Microchip Technology announces that its Nantes facility in France expands...

Vishay Intertechnology Releases New 1 A, 2 A, and 3 A Gen 7 1200 V FRED Pt Hyperfast Rectifiers in SMPC HV Package

Reducing Switching Losses and Increasing Efficiency, Devices Combine Low...