HomeNewsIndia NewsSiFive and Open-Silicon join hands to host Bangalore’s First RISC-V Tech Symposium

SiFive and Open-Silicon join hands to host Bangalore’s First RISC-V Tech Symposium

Two global giants of the semiconductor industry, SiFive and Open-Silicon hosted Bangalore’s first RISC-V Tech Symposium. The event was attended by industry leaders and dignitaries such as, Krishnakumar Ramamoorthi, Sr. Staff Product Marketing, Microsemi, Vivek Tyagi, Director, Western Digital, Chandan Haldar, CEO, Morphing Machines, Kunal Ghosh, Director & Co-Founder, VSD and Anagha Ghosh, Business Head & Co-Founder, VSD along with Dr. Krste Asanovic, Chairman of RISC-V Foundation and Co-Founder and Chief Architect of SiFive, Mr. Sunil Shenoy, VP of Hardware Engineering, SiFive, Bhupesh Dasila, Engineering Manager, Open-Silicon and Shafy Eltoukhy, SVP and General Manager, Open-Silicon.

RISC-V, an open instruction set architecture has stirred a revolution in the industry and is rapidly increasing its ecosystem. It is being preferred by leading system, chip design organizations, several start-ups and governments around the world. The tech symposium in Bangalore enabled industry experts, students and engineers to share their thoughts on the future of RISC-V, Indian semiconductor industry, startups, AI and Deep Learning among others. The esteemed speakers used the platform to discuss the nuances of standardization of RISC-V ISA for all computing devices. The speakers also provided impetus on AI as the next revolution in digital world, innovation for a data centric world, high bandwidth memory IP subsystem and RISC- V as a game changer for startups.

SiFive also announced first of its kind Design Contest in India. SiFive will collaborate with the best ideas and provide the winners’ access to custom CPU IP, design support, and help delivering working samples for the chip. The contest will run from 21st August till 30th November 2018.

“The semiconductor ecosystem has long been hindered by increasing costs, limited access to IP architectures and an inability to customize,” said Sunil Shenoy, VP of Hardware Engineering of SiFive. “RISC-V, as an open ISA and move to layered approach of SoC Design has the capacity to unleash a whole new era of hardware innovations because it democratizes access to all inventors, from major corporations, startups and research institutes to students and enthusiasts”, he added.

 

ELE Times Research Desk
ELE Times Research Deskhttps://www.eletimes.ai
ELE Times provides a comprehensive global coverage of Electronics, Technology and the Market. In addition to providing in depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build awareness, drive traffic, communicate your offerings to right audience, generate leads and sell your products better.

Related News

Must Read

India Announces Nearly 100 GWh of Domestic Battery-Cell Capacity

India is continuously making efforts to increase its domestic...

Exicom Starts Manufacturing Liquid-cooled EV Charger Modules in India

Exicom Tele-Systems has started production of liquid-cooled AC and...

30th International Symposium on VLSI Design and Test (VDAT 2026) Inaugurated at JIIT Noida

The 30th International Symposium on VLSI Design and Test...

Palo Alto Networks Introduces Frontier AI Critical Defense Program

Palo Alto Networks today announced the Frontier AI Critical...

ROHM to Showcase Application-Focused Power and Analog Solutions at electronica India 2026

ROHM will exhibit at electronica India 2026, South Asia’s...

DNA-Powered Memory Could Cut Computing Energy Use by 100x

​A team of researchers at Penn State University has...

DRDO Spotlights Electronics Warfare and AI at NETRA-2026

The Defence Research and Development Organisation (DRDO) has put...