HomeTechnologyHigh Performance ComputingXcelium Distributed Simulation Delivers Up to 3× Faster Multi-Die Verification

Xcelium Distributed Simulation Delivers Up to 3× Faster Multi-Die Verification

As multi-die and chiplet-based systems gain traction in AI, mobile, automotive, and high-performance computing, traditional simulation methods are hitting performance limits. To address this challenge, Cadence has introduced the Xcelium Distributed Simulation App, designed to accelerate verification workflows and cut down bottlenecks. With speedups of up to 3×, the new solution helps design teams handle complex multi-die systems more efficiently and cost-effectively.

The Xcelium Distributed Simulation App, available within the Xcelium Logic Simulator, partitions large simulations into smaller, independent tasks that can run in parallel across server resources. This distributed approach eliminates the long runtimes associated with monolithic simulations, enabling teams to achieve faster turnaround times without compromising accuracy.

Key advantages include:

  • Up to 3× faster performance in multi-die system simulations.
  • Improved hardware efficiency, reducing compute costs by as much as 5×.
  • Seamless testbench reuse, so teams can extend single-die verification environments to multi-die projects with minimal overhead.

Early adopters are already seeing results. At Samsung Semiconductor, Garima Srivastava’s verification team reports smoother workflows and faster execution by leveraging existing testbenches for multi-die designs.

Alok Jain, Corporate VP of R&D at Cadence, emphasized the impact:

“With the Xcelium Distributed Simulation App, we are redefining verification performance for multi-die systems. It’s about giving our customers the speed and scalability they need to meet next-generation design demands.”

This new capability reinforces Cadence’s leadership in advanced verification, helping customers stay ahead as the industry shifts to larger, more complex architectures.

(This article has been adapted and modified from content on Cadence Design Systems.)

Related News

Must Read

India Announces Nearly 100 GWh of Domestic Battery-Cell Capacity

India is continuously making efforts to increase its domestic...

Exicom Starts Manufacturing Liquid-cooled EV Charger Modules in India

Exicom Tele-Systems has started production of liquid-cooled AC and...

30th International Symposium on VLSI Design and Test (VDAT 2026) Inaugurated at JIIT Noida

The 30th International Symposium on VLSI Design and Test...

Palo Alto Networks Introduces Frontier AI Critical Defense Program

Palo Alto Networks today announced the Frontier AI Critical...

ROHM to Showcase Application-Focused Power and Analog Solutions at electronica India 2026

ROHM will exhibit at electronica India 2026, South Asia’s...

DNA-Powered Memory Could Cut Computing Energy Use by 100x

​A team of researchers at Penn State University has...

DRDO Spotlights Electronics Warfare and AI at NETRA-2026

The Defence Research and Development Organisation (DRDO) has put...